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Abstract—Given a set of rectangular modules with fixed area
and variable dimensions, and a fixed rectangular circuit. The
placement of Fixed-Outline Floorplanning with Soft Modules
(FOFSM) aims to determine the dimensions and position of each
module on the circuit. We present a two-stage Iterative Merging
Placement (IMP) algorithm for the FOFSM with zero deadspace
constraint. The first stage iteratively merges two modules with the
least area into a composite module to achieve a final composite
module, and builds up a slicing tree in a bottom-up hierarchy. The
second stage recursively determines the relative relationship (left-
right or top-bottom) of the sibling modules in the slicing tree in a
top-down hierarchy, and the dimensions and position of each leaf
module are determined automatically. Compared with zero-dead-
space (ZDS) algorithm, the only algorithm guarantees a feasible
layout under some condition, we prove that the proposed IMP
could construct a feasible layout under a more relaxed condition.
Besides, IMP is more scalable in handling FOFSM considering
the wirelength or without the zero deadspace constraint.
Index Terms—Placement, Floorplanning, Fixed-outline, Soft
Modules, Zero Deadspace
I. INTRODUCTION
Floorplanning is a critical phase in the physical design of
VLSI circuit. Nowadays, with the Integrated Circuit (IC) tech-
nology advance, design complexity is growing in a dramatic
speed, and floorplanning remains to be a difficult problem.
Given a set of rectangular modules and a netlist specifying the
interconnection among the modules, the floorplanning asks to
orthogonally place all the modules onto a rectangular circuit
without overlapping, such that the area of the enveloping
rectangle that exactly encloses all the modules and the total
wirelength of the netlist are minimized. Under the wide
utilization of the hierarchial methodology in the VLSI design
[1], the outline of the circuit is usually specified beforehand,
and the fixed-outline constraint has become a common feature
for the floorplanning.
The modules in floorplanning can be classified into hard
module and soft module. Hard module is in the fixed dimen-
sions, while the soft module is in the fixed area but variable
dimensions. Many algorithms have been developed in the past
decades for the floorplanning with the two kinds of modules.
The most classic method to handle floorplanning with hard
modules is to combine the representation of the geometric
relationships [2]–[5] among the modules with simulated an-
nealing (SA) [6], [7]. In order to handle large scale modules,
hierarchical and multilevel methodologies are adapted then.
By scalably incorporating legalization into hierarchical flow,
cong et al. [8] proposed a partitioning to optimize mod-
ule arrangement (PATOMA) algorithm, which utilized two
placement algorithms zero-dead-space (ZDS) and row-oriented
block (ROB) to guarantee the legalization of each partitioning.
Based on the principle of Deferred Decision Making (DDM),
Yan et al. [9] presented an efficient algorithm DeFer. Chan
et al. [10] introduced a flexible flow to handle floorplanning
with mixed modules, and there were two stages in their
method: the global distribution stage aims to obtain shorter
wirelength while distributing modules over the fixed-outline
and the legalization stage aims to obtain feasible solution.
As the aspect ratio (the height divided by the width) of
soft module varies continuously, the analytical method [11]–
[15] is the most effective algorithm to handle floorplanning
with soft modules. Luo et al. [11] introduced a nonlinear
optimization methodology. First, it adapted a convex opti-
mization to globally minimize the wirelength globally. Then,
a further optimization and legalization was conducted by
sizing the aspect ratio of the modules. Based on a recursive
top-down area bipartitioning, Cong et al. [12] suggested a
zero-dead-space (ZDS) placement algorithm for floorplanning
with zero deadspace constraint. He et al. [13] and Lin et
al. [14] proposed two representations, Ordered Quadtree and
SKB-Tree, to encode the layout respectively. Given a topo-
logical structure, the above two methods could determine
a corresponding layout by analytical approaches. Yan et al.
[15] developed an optimal slack-driven block shaping (SDS)
algorithm to shape the soft modules such that the resulting
layout is inside the fixed outline.
In this paper, we present a two-stage Iterative Merging
Placement (IMP) algorithm for the Fixed-Outline Floorplan-
ning with Soft Modules (FOFSM) and zero deadspace con-
straint. At the first stage, all the modules are merged into
one composite module by iteratively merging two modules
with the least area. For each composite module generated in
the first stage, the merging direction and relative position of
the two sub-modules have not specified. Then at the second
stage, the final composite module is placed on the circuit,
and the dimensions and positions of each pair of sub-modules
are recursively determined basing on the aspect ratio of the
composite module. We then present a mathematic analysis
which shows IMP can place all the modules feasibly under
some condition. Compared with ZDS, the only algorithm guar-
antees a feasible layout, the condition of IMP is more relaxed
and IMP is more scalable in handling FOFSM considering the
wirelength or having zero deadspace constraint.
The remainder of this paper is organized as follows. Sec-
tion II presents the problem statement. Section III gives the
definition of the composite module, and Section IV describes
the Iterative Merging Placement (IMP) algorithm and analyzes
conditions for feasible placement. The comparison between
IMP and ZDS is discussed in Section V. And the paper is
concluded in Section VI.
II. PROBLEM FORMULATION
Given a set of n soft modules with each module mi has a
fixed area si and an aspect ratio interval [1/λi, λi] (λi ≥ 1),
and a fixed circuit with width W and height H . The placement
of Fixed-Outline Floorplanning with Soft Modules (FOFSM)
aims to determine the dimensions and position of each module
on the circuit. Here λi is the bounding factor of mi. Let
(xi1, yi1) and (xi2, yi2) denote the coordinates of the bottom-
left and upper-right vertices of mi, let width wi and height hi
represent the two dimensions of mi. Then, the layout for the
placement of FOFSM should satisfy the following constraints.
(1) xi2 − xi1 = wi, yi2 − yi1 = hi
(2) 1/λi ≤ hi/wi ≤ λi
(3) max(xi1 − xj2, yi1 − yj2, xj1 − xi2, yj1 − yi2) ≥ 0
(4) 0 ≤ xik ≤W , 0 ≤ yik ≤ H , k ∈ {1, 2}
Here, i, j applies to 1, 2, . . . , n (i 6= j). Constraint (1)
implies that each module should be placed orthogonally on
the circuit; constraint (2) gives the aspect ratio interval of each
module; constraint (3) indicates that all the modules should be
placed with no overlapping and constraint (4) means all the
modules should be completely placed on the circuit.
III. COMPOSITE MODULE
Similar to the composite pattern in software engineer, we
define a conception of composite module in this section, and
analyze its characters.
Definition 1 (composite module): A single soft module is a
special composite module. Two composite modules could be
merged horizontally or vertically to form a bigger composite
module with their two pasted sides having the equal length,
and the two modules are called the sub-modules of the bigger
composite module .
Fig. 1 illustrates a composite module merged by m1 and
m2.
Definition 2 (feasible composite module): A composite
module is a feasible composite module only if its aspect ratio
interval covers [1/λ, 1] or [1, λ] (λ ≥ 1) and its sub-modules
m2
m1
h2
h1
wc
hc
Fig. 1. composite module.
are feasible composite modules. And the two sub-modules can
be merged feasibly.
Lemma 1: Two sub-modules, which can be merged into one
feasible composite module having aspect ratio interval covers
[1/λ, 1] or [1, λ], can construct any composite modules having
aspect ratio is in [1/λ, λ] feasibly.
Lemma 2: suppose there are two module m1 and m2 whose
bounding factors are λ1 and λ2 respectively. Let α = s1/s2
(α ≥ 1), if 1/(λ1 − 1) ≤ α ≤ λ2 − 1, then they can merge
into a feasible composite module mc whose bounding factor
λc ≥ min(λ1, λ2).
Proof: Without loss of generality, assume m1 and m2
are merged vertically, as shown in Fig. 1. Let hi denotes the
height of mi, wc and hc represent the two dimensions of the
composite module mc. Since the bounding factors of m1 and
m2 are λ1 and λ2 respectively
1
λ1
≤
h1
w
≤ λ1 ,
1
λ2
≤
h2
w
≤ λ2
Thus
max(
1
λ1h1
,
1
λ2h2
) ≤
1
w
≤ min(
λ1
h1
,
λ2
h2
)
Therefore
max(
h
λ1h1
,
h
λ2h2
) ≤
h
w
≤ min(
λ1h
h1
,
λ2h
h2
)
As s1 = αs2, h1 = αh2 and h = (1+α)h2. So, the aspect
ratio interval of mc is
max(
1 + α
αλ1
,
1 + α
λ2
) ≤
h
w
≤ min[(1+
1
α
)λ1, (1+α)λ2] (1)
By Lemma 1, m1 and m2 can be merged feasibly if [1, λc]
is a subset of the aspect ratio interval of mc. Thus the left part
of (1) should be no greater than 1.
max(
1 + α
αλ1
,
1 + α
λ2
) ≤ 1
so 1 + α ≤ αλ1 and 1 + α ≤ λ2, and we get
1
λ1 − 1
≤ α ≤ λ2 − 1 (2)
the bounding factor of mc:
Require: Module sequence m1, m2, . . . ,mn with respective areas s1 ≥
s2 . . . ≥ sn;
Circuit region R of area A =
∑n
k=1
sk and dimensions W ×H;
Stage I
while current sequence contains more than one module do
take out the two rearmost modules mi and mj in the sequence and
merge them into a composite module mc;
insert mc in a position k of the sequence such that sk−1 > sk ≥
sk+1;
push mc into stack ST ;
end while
Stage II
place the only composite module in the sequence on the circuit;
while ST is not null do
pop one composite module mc having two sub-modules mi and mj
from stack ST ;
if γc ≥ 1 then
mi and mj merged vertically and the larger one is on the top;
else
mi and mj merged horizontally and the larger one is on the left;
end if
determining the aspect ratios and positions of mi and mj by Lemma
3;
end while
Fig. 2. The iterative merging placement (IMP) algorithm.
λc = min[(1 +
1
α
)λ1, (1 + α)λ2]
since α ≥ 1, (1 + 1/α)λ1 ≥ λ1 and (1 + α)λ2 ≥ λ2
λc ≥ min(λ1, λ2) (3)
Lemma 3: Given the aspect ratio and the position of a
composite module, if the merging direction and left-right/top-
down order of the two sub-modules are specified, then the
aspect ratios and positions of the two sub-modules can be
determined uniquely.
As shown in Fig. 1, if we know m1 and m2 are merged
vertically and m1 is above m2. As the aspect ratio of the
composite module is known, the value of wc can be deter-
mined, and the two heights h1 and h2 can be determined then.
The aspect ratios and positions of m1 and m2 are determined
obviously.
IV. ITERATIVE MERGING PLACEMENT ALGORITHM
The Iterative Merging Placement (IMP) algorithm is a two-
stage deterministic algorithm. At the first stage, by iteratively
merging two modules with the least area, all the modules
will finally be merged into one big composite module having
the same area as the circuit. For each composite module
generated in this stage, IMP just records its two sub-modules,
while the merging direction and left-right/top-down order of
the sub-modules are not specified. At second stage, first the
final composite module is placed on the circuit such that its
aspect ratio and position are specified. Then by Lemma 3, the
aspect ratios and positions of each pair of sub-modules are
determined based on the aspect ratio of the composite module
recursively. The pseudo code of IMP is illustrated in Fig. 2.
Step T :
Step T-1 : . . . . . . . . . . . . , cn−Ti (m
n−T
i ), c
n−T+1
p , c
n−T+2
q
cp+q
. . . . . . . . . . . . , c
n−T
i (m
n−T
i ), c
n−T+1
p+q
Fig. 3. The composite module cp+q generated in step T − 1 insert at the
rear of the sequence.
Lemma 4: The area of one composite module generated at
step t of the IMP is no larger than the areas of any composite
modules generated after step t.
At each step of stage I of the IMP, two modules with the
least area are token out to be merged into a composite module
which will be inserted into the sequence then. Therefore, the
two modules selected are not bigger than that in the following
steps.
THEOREM 1: IMP can place all the modules feasibly under
the following conditions,
(1) all the modules have an uniform bounding factor λ (λ ≥
3).
(2) the aspect ratio of the circuit γA is in the period [1/λ, λ].
(3) for all i ∈ 1, 2, . . . , n− 1,
max
si
sumnj=i+1sj
≤ λ− 1
Proof: Since the bounding factors of all the given modules
are λ, by Lemma 2 all the feasible composite modules
generated in the IMP should have bounding factors no smaller
than λ. Thus, to insure IMP can obtain a feasible layout, we
just need to prove all the generated composite modules are
feasible.
As λ ≥ 3, the left side of the constraint 1/(λ1 − 1) ≤ α ≤
λ2 − 1 in Lemma 2 is always true. Thus, to insure m1 and
m2 can merge feasibly, we just need to prove α ≤ λ2 − 1.
Let ci represents a composite module, cji denotes that
module ci is located in position j in the current sequence.
A mathematical induction is used here to prove the composite
module generated at each step is feasible.
At step T = 1. mn−1 and mn are going to be merged.
According to condition (1) and (3), sn−1/sn ≤ λ−1 = λn−1.
Hence they can be merged feasibly.
Then we prove the following assertion: if all the composite
modules generated at the first T − 1 steps are feasible. Then
the sub-modules can be merged feasibly at step T :
If the composite module cp+q generated at step T − 1
is inserted at the rear of the sequence, as shown in Fig.
3. By Lemma 4, ci must be a single module, otherwise
cp+q would be inserted in front of ci. Similarly, cp+q is a
composite module including {mi+1, . . . ,mn}, otherwise there
should be a step Tk (1 ≤ Tk < T − 1) at which a subset
of {mi+1, . . . ,mn} is merged into a composite module and
inserted in front of ci, and cp+q should be inserted in front of
ci. Therefore
Step T :
Step T-1 : . . . . . . . . . . . . , cn−Ti , c
n−T+1
p , c
n−T+2
q
cp+q
. . . . . . . . . . . . , cn−Tm , c
n−T+1
i
Fig. 4. The composite module cp+q generated in step T − 1 does not insert
at the rear of the sequence.
si
sp+q
=
si∑n
j=i+1 sj
By the assertion cp+q is a feasible composite module,
λp+q ≥ λ. Hence
si
sp+q
≤ λ− 1 ≤ λp+q − 1
Otherwise, the composite module cp+q generated at step
T − 1 is not inserted at the rear of the sequence, as shown in
Fig. 4. As the sequence is organized in a non-increasing order,
si ≥ sp ≥ sq , and, sp+q = sp + sq ≤ 2si. Because cp+q is
inserted in front of ci, sm ≤ sp+q . Therefore
sm
si
≤
sp+q
si
≤ 2 ≤ λi − 1
Above all, the sub-modules can be merged feasibly at step T .
V. COMPARISON WITH ZDS
Based on a recursive top-down area bipartitioning, zero-
dead-space (ZDS) [12] is an algorithm attempts to bound the
aspect ratios of all the modules uniformly. At each step, the
modules in a region are separated into two groups such that the
total areas of the groups are as nearly equal as possible. The
region is then cut parallel to its shorter side with each group
fits exactly into one of the regions. Modules are placed once
they fill a sufficient fraction of their subregions. To the best
of our knowledge, ZDS is the only method that can deal with
the placement of FOFSM under some condition. The condition
is that all the given modules have an uniform upper bound λ
(λ ≥ 3), the aspect ratio of the circuit γA is in period [1/λ, λ],
and for all i ∈ {1, 2, . . . , n− 1}, max(si/si+1) ≤ λ− 1.
IMP has a more relaxed condition to guarantee a feasible
layout. As
max(
si∑n
j=i+1 sj
) ≤ max(
si
si+1
)
Furthermore, IMP is more scalable in handling a related
problem, the placement of FOFSM without zero deadspace
constraint. As a recursive top-down area bipartitioning method,
there is a deadspace distribution at each step of ZDS. Therefore
a backtracking to redistribute the deadspace is always neces-
sary when ZDS fails to obtain a feasible layout. By compari-
son, IMP merges all the modules without the consideration of
deadspace distribution, and the aspect ratio intervals of all the
composite modules generated in this process can be figured
out, which can be used to guide the distributing deadspace to
composite modules.
Also, IMP is more scalable in handling another related
problem, the FOFSM and considering the wirelength. At each
step, The merging operation of IMP is just to merge two
modules, while the separating operation of ZDS is to separate a
set of modules into two groups and partition the corresponding
region. Therefore, the merging operation is simpler, which
makes it easy to consider the wirelength optimization.
VI. CONCLUSION
In this paper, we deal with a continuous optimization
problem, the placement of Fixed-Outline Floorplanning with
Soft Modules (FOFSM), which aims to shape and place all the
modules on a fixed circuit. Similar to the composite pattern in
soft engineer, we proposed a conception of composite module.
Based on this conception, an Iterative Merging Placement
(IMP) algorithm is suggested to handle the placement of
FOFSM. In the IMP, modules with the least area are prior to be
merged, and after all the modules are merged, the dimensions
and position of each module is determined recursively. We
prove that IMP can obtain a feasible layout under a more
relaxed condition. Moreover, it is more scalable in handling
related problem that has deadspace or considering the wire-
length.
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